FPGA build flow
Last updated
Last updated
Design Reports and Logs:
post_synth_utilization.rpt
: Resource utilization report after synthesis.
post_place_utilization.rpt
: Resource utilization report after placement.
post_route_timing_summary.rpt
: Timing summary report after routing.