Build A RISC-V Chip From Scratch
  • Tutorial
    • Overview
    • RISC-V Basics
    • Datapath
      • R-type
      • I-type
      • S-type
      • B-type
      • U-type
      • J-type
    • Single Cycle
      • Implementation
      • More Fun
    • Pipelined
  • Interfaces
    • Graphics
      • VGA
      • HDMI
      • Draw an image using FPGA
    • Serial Interface
      • UART and FIFO
      • Echo
      • Memory Controller
  • Tools
    • Install vivado 24.1
    • Get started with vivado 24.1
    • Get started with quartus
    • FPGA build flow
    • Tcl
    • Verilog testbench
    • Open-source tools for FPGA development
      • iverilog
      • nextpnr
    • RISC-V Toolchain
      • RISC-V Toolchain Installation
      • RISC-V Toolchain Usage
  • Devices
    • Alinx AX7020
    • DE10-Stanard
  • Misc
    • Input Conditioning Circuits
    • Build A RISC-V Soft Core CPU
    • Introduction to FPGA
    • Clock Wizard
    • What is an IP core?
    • Test and Debug Soft Cores
Powered by GitBook
On this page
  1. Tutorial

Datapath

PreviousRISC-V BasicsNextR-type

Last updated 9 months ago

Basically Microarchitecture = Datapath + Control Unit. A resonable way to build our RISC-V datapath is to examine the major components required to execute different RISC-V instructions.

References

  • This section mainly comes from the lectures on RISC-V by

  • Also refers to , and

  • And the official

R-type
I-type
S-type
B-type
J-type
U-type
Shao
chapter 7 of Harris & Harris
chapter 4 of Patterson & Hennessy
RV32I specification