Build A RISC-V Chip From Scratch
  • Tutorial
    • Overview
    • RISC-V Basics
    • Datapath
      • R-type
      • I-type
      • S-type
      • B-type
      • U-type
      • J-type
    • Single Cycle
      • Implementation
      • More Fun
    • Pipelined
  • Interfaces
    • Graphics
      • VGA
      • HDMI
      • Draw an image using FPGA
    • Serial Interface
      • UART and FIFO
      • Echo
      • Memory Controller
  • Tools
    • Install vivado 24.1
    • Get started with vivado 24.1
    • Get started with quartus
    • FPGA build flow
    • Tcl
    • Verilog testbench
    • Open-source tools for FPGA development
      • iverilog
      • nextpnr
    • RISC-V Toolchain
      • RISC-V Toolchain Installation
      • RISC-V Toolchain Usage
  • Devices
    • Alinx AX7020
    • DE10-Stanard
  • Misc
    • Input Conditioning Circuits
    • Build A RISC-V Soft Core CPU
    • Introduction to FPGA
    • Clock Wizard
    • What is an IP core?
    • Test and Debug Soft Cores
Powered by GitBook
On this page
  • Part ID: xc7z020clg400-2
  • Documentations
  • Specification
  1. Devices

Alinx AX7020

PreviousRISC-V Toolchain UsageNextDE10-Stanard

Last updated 8 months ago

Part ID: xc7z020clg400-2

  • xc7z020 is the part number which identifies a specific device from a Xilinx FPGA family (in this case, it belongs to a Zynq family from the 7-series).

  • clg400 is the package number which defines the number of package IO pins.

  • -2 is the speed grade.

Documentations

Specification

  • How many LUTs, FFs, Block RAMs (number of 36Kb blocks), and DSP slices are on the xc7z020 FPGA?

    • LUTs: 53,200

    • FFs: 106,400

    • Block RAMs (# 36Kb blocks): 140

    • DSP slices: 220

  • How many slices are in a single CLB?

  • What is the difference between a SLICEL and a SLICEM?

  • How many LUTs are in a slice?

    • There are 4 LUTs in a slice. (See figure above)

  • How many inputs do each of the LUTs have?

    • Each LUT has 6 inputs.

  • How many slices do you need to implement a logic function of 8 inputs?

    • Only one slice. See the figure above.

2 slices in a single CLB (See. )

Zynq-7000 Product Selection Guide
Technical Reference Manual
Xilinx 7-series Configurable Logic Block User Guide
AX7020 User Guide
Chapter 2 of 7 Series FPGAs CLB User Guide
From
From chapter 2 of
From chapter 2 of
Zynq-7000 Product Selection Guide
7 Series FPGAs CLB User Guide
7 Series FPGAs CLB User Guide